0 卖盘信息
您现在的位置: 首页 > 商城快讯 > 热门方案> 工业控制 > 基于TI AMIC110多协议可编程工业通信处理器的32位Sitara ARM MCU开发方案

基于TI AMIC110多协议可编程工业通信处理器的32位Sitara ARM MCU开发方案

2017-10-13
类别:工业控制
eye 3655
文章创建人 拍明芯城


TI公司的AMIC110是多协议可编程工业通信处理器,为大多数工业以太网和现场总线通信提供随时可用的解决方案.器件基于ARM Cortex-A8处理器,具有可选择外设和工业接口,支持高级操作系统(HLOS),Linux®和TI-RTOS以及其它RTOS.器件CPU工作频率300MHz,具有NEON™ SIMD协处理器,集成了32KB L1指令和32KB数据缓存,256KB L2高速缓存,176KB引导ROM,64KB专用RAM,主要用在工业通信,连接工业设备和底板I/O.本文介绍了AMIC110主要特性,功能框图,以及工业通信引擎AMIC110 ICE主要特性,框图,电路图,材料清单和PCB元件布局图.

The AMIC110 device is a multiprotocol programmable industrial communications processor providingready-to-use solutions for most industrial Ethernet and fieldbus communications slaves, as well as somemasters. The device is based on the ARM Cortex-A8 processor, peripherals, and industrial interfaceoptions. The device supports high-level operating systems (HLOS). Linux® and TI-RTOS are available freeof charge from TI. Other RTOS are also offered by TI ecosystem partners. The AMIC110 microprocessoris an ideal companion communications chip to the C2000 family of microcontrollers for connected drives.

The AMIC110 microprocessor contains the subsystems shown in Figure 1 and a brief description ofeach follows:The microprocessor unit (MPU) subsystem is based on the ARM Cortex-A8 processor. The PRU-ICSS isseparate from the ARM core, allowing independent operation and clocking for greater efficiency andflexibility. The PRU-ICSS enables additional peripheral interfaces and real-time protocols such asEtherCAT, PROFINET IRT, EtherNet/IP, PROFIBUS, Ethernet Powerlink, Sercos III, and others.

Additionally, the programmable nature of the PRU-ICSS, along with its access to pins, events and allsystem-on-chip (SoC) resources, provides flexibility in implementing fast, real-time responses, specializeddata handling operations, custom peripheral interfaces, and in offloading tasks from the other processorcores of SoC.

AMIC110主要特性:

• Up to 300-MHz Sitara™ ARM® Cortex®-A8 32‑BitRISC Processor

– NEON™ SIMD Coprocessor

– 32KB of L1 Instruction and 32KB of Data CacheWith Single-Error Detection (Parity)

– 256KB of L2 Cache With Error Correcting Code(ECC)

– 176KB of On-Chip Boot ROM

– 64KB of Dedicated RAM

– Emulation and Debug - JTAG

– Interrupt Controller (up to 128 InterruptRequests)

• On-Chip Memory (Shared L3 RAM)

– 64KB of General-Purpose On-Chip MemoryController (OCMC) RAM

– Accessible to All Masters

– Supports Retention for Fast Wakeup

• External Memory Interfaces (EMIF)

– mDDR(LPDDR), DDR2, DDR3, DDR3LController:

– mDDR: 200-MHz Clock (400-MHz Data Rate)

– DDR2: 266-MHz Clock (532-MHz Data Rate)

– DDR3: 400-MHz Clock (800-MHz Data Rate)

– DDR3L: 400-MHz Clock (800-MHz DataRate)

– 16-Bit Data Bus

– 1GB of Total Addressable Space

– Supports One x16 or Two x8 Memory DeviceConfigurations

– General-Purpose Memory Controller (GPMC)

– Flexible 8-Bit and 16-Bit AsynchronousMemory Interface With up to Seven Chip

Selects (NAND, NOR, Muxed-NOR, SRAM)

– Uses BCH Code to Support 4-, 8-, or 16-BitECC

– Uses Hamming Code to Support 1-Bit ECC

– Error Locator Module (ELM)

– Used in Conjunction With the GPMC toLocate Addresses of Data Errors from

Syndrome Polynomials Generated Using aBCH Algorithm

– Supports 4-, 8-, and 16-Bit per 512-ByteBlock Error Location Based on BCH

Algorithms

• Programmable Real-Time Unit Subsystem andIndustrial Communication Subsystem (PRU-ICSS)

– Supports Protocols such as EtherCAT®,PROFIBUS, PROFINET, EtherNet/IP™, and

More

– Two Programmable Real-Time Units (PRUs)

– 32-Bit Load/Store RISC Processor Capableof Running at 200 MHz

– 8KB of Instruction RAM With Single-ErrorDetection (Parity)

– 8KB of Data RAM With Single-Error Detection(Parity)

– Single-Cycle 32-Bit Multiplier With 64-BitAccumulator

– Enhanced GPIO Module Provides Shift-In/Out Support and Parallel Latch on External

Signal

– 12KB of Shared RAM With Single-ErrorDetection (Parity)

– Three 120-Byte Register Banks Accessible byEach PRU

– Interrupt Controller (INTC) for Handling SystemInput Events

– Local Interconnect Bus for Connecting Internaland External Masters to the Resources Insidethe PRU-ICSS

– Peripherals Inside the PRU-ICSS:

– One UART Port With Flow Control Pins,Supports up to 12 Mbps

– One Enhanced Capture (eCAP) Module

– Two MII Ethernet Ports that Support IndustrialEthernet, such as EtherCAT

– One MDIO Port

• Power, Reset, and Clock Management (PRCM)Module

– Controls the Entry and Exit of Stand-By andDeep-Sleep Modes

– Responsible for Sleep Sequencing, PowerDomain Switch-Off Sequencing, Wake-Up

Sequencing, and Power Domain Switch-OnSequencing

– Clocks

– Integrated 15- to 35-MHz High-FrequencyOscillator Used to Generate a Reference

Clock for Various System and PeripheralClocks

– Supports Individual Clock Enable and DisableControl for Subsystems and Peripherals toFacilitate Reduced Power Consumption

– Five ADPLLs to Generate System Clocks(MPU Subsystem, DDR Interface, USB and

Peripherals [MMC and SD, UART, SPI, I2C],L3, L4, Ethernet, GFX [SGX530], LCD Pixel

Clock (1))

– Power

– Two Nonswitchable Power Domains (Real-Time Clock [RTC], Wake-Up Logic[WAKEUP])

– Three Switchable Power Domains (MPUSubsystem [MPU], SGX530 [GFX](1),

Peripherals and Infrastructure [PER])

– Implements SmartReflex™ Class 2B for CoreVoltage Scaling Based On Die Temperature,Process Variation, and Performance(Adaptive Voltage Scaling [AVS])

– Dynamic Voltage Frequency Scaling (DVFS)

• Real-Time Clock (RTC)

– Real-Time Date (Day-Month-Year-Day of Week)and Time (Hours-Minutes-Seconds) Information

– Internal 32.768-kHz Oscillator, RTC Logic and1.1-V Internal LDO

– Independent Power-on-Reset(RTC_PWRONRSTn) Input

– Dedicated Input Pin (EXT_WAKEUP) forExternal Wake Events

– Programmable Alarm Can be Used to GenerateInternal Interrupts to the PRCM (for Wakeup) orCortex-A8 (for Event Notification)

– Programmable Alarm Can be Used WithExternal Output (PMIC_POWER_EN) to Enablethe Power Management IC to Restore Non-RTCPower Domains

• Peripherals

– Up to Two USB 2.0 High-Speed OTG PortsWith Integrated PHY

– Up to Two Controller-Area Network (CAN) Ports

– Supports CAN Version 2 Parts A and B

– Up to Two Multichannel Audio Serial Ports(McASPs)

– Transmit and Receive Clocks up to 50 MHz

– Up to Four Serial Data Pins per McASP PortWith Independent TX and RX Clocks

– Supports Time Division Multiplexing (TDM),Inter-IC Sound (I2S), and Similar Formats

– Supports Digital Audio Interface Transmission(SPDIF, IEC60958-1, and AES-3 Formats)

– FIFO Buffers for Transmit and Receive (256Bytes)

– Up to Six UARTs

– All UARTs Support IrDA and CIR Modes

– All UARTs Support RTS and CTS FlowControl

– UART1 Supports Full Modem Control

– Up to Two Master and Slave McSPI SerialInterfaces

– Up to Two Chip Selects

– Up to 48 MHz

– Up to Three MMC, SD, SDIO Ports

– 1-, 4- and 8-Bit MMC, SD, SDIO Modes

– MMCSD0 has Dedicated Power Rail for 1.8‑Vor 3.3-V Operation

– Up to 48-MHz Data Transfer Rate

– Supports Card Detect and Write Protect

– Complies With MMC4.3, SD, SDIO 2.0Specifications

– Up to Three I2C Master and Slave Interfaces

– Standard Mode (up to 100 kHz)

– Fast Mode (up to 400 kHz)

– Up to Four Banks of General-Purpose I/O(GPIO) Pins

– 32 GPIO Pins per Bank (Multiplexed WithOther Functional Pins)

– GPIO Pins Can be Used as Interrupt Inputs(up to Two Interrupt Inputs per Bank)

– Up to Three External DMA Event Inputs that canAlso be Used as Interrupt Inputs

– Eight 32-Bit General-Purpose Timers

– DMTIMER1 is a 1-ms Timer Used forOperating System (OS) Ticks

– DMTIMER4–DMTIMER7 are Pinned Out

– One Watchdog Timer

– 12-Bit Successive Approximation Register(SAR) ADC

– 200K Samples per Second

– Input can be Selected from any of the EightAnalog Inputs Multiplexed Through an 8:1

Analog Switch

– Up to Three Enhanced High-Resolution PWMModules (eHRPWMs)

– Dedicated 16-Bit Time-Base Counter WithTime and Frequency Controls

– Configurable as Six Single-Ended, Six Dual-Edge Symmetric, or Three Dual-Edge

Asymmetric Outputs

• Device Identification

– Contains Electrical Fuse Farm (FuseFarm) ofWhich Some Bits are Factory Programmable

– Production ID

– Device Part Number (Unique JTAG ID)

– Device Revision (Readable by Host ARM)

• Debug Interface Support

– JTAG and cJTAG for ARM (Cortex-A8 andPRCM), PRU-ICSS Debug

– Supports Device Boundary Scan

– Supports IEEE 1500

• DMA

– On-Chip Enhanced DMA Controller (EDMA) hasThree Third-Party Transfer Controllers (TPTCs)and One Third-Party Channel Controller(TPCC), Which Supports up to 64

Programmable Logical Channels and EightQDMA Channels. EDMA is Used for:

– Transfers to and from On-Chip Memories

– Transfers to and from External Storage(EMIF, GPMC, Slave Peripherals)

• Inter-Processor Communication (IPC)

– Integrates Hardware-Based Mailbox for IPC andSpinlock for Process Synchronization BetweenCortex-A8, PRCM, and PRU-ICSS

– Mailbox Registers that Generate Interrupts

– Four Initiators (Cortex-A8, PRCM, PRU0,PRU1)

– Spinlock has 128 Software-Assigned LockRegisters

• Security

– Secure Boot

• Boot Modes

– Boot Mode is Selected Through BootConfiguration Pins Latched on the Rising Edge

of the PWRONRSTn Reset Input Pin

• Package:

– 324-Pin S-PBGA-N324 Package(ZCZ Suffix), 0.80-mm Ball Pitch

AMIC110应用:

• Industrial Communications

• Connected Industrial Drives

• Backplane I/O

AMIC110功能框图.png

图1.AMIC110功能框图

AMIC110工业通信引擎AMIC110 ICE

The AMIC110 Industrial Communications Engine (ICE) is a development platform targeted at industrial communications and industrial ethernet in particular. Key to the AMIC110 ICE is the Sitara AMIC110 SoC that features ARM® Cortex™-A8 Processor along with the Programmable-Realtime Unit Industrial Communications Sub-System (PRU-ICSS) that enables the integration of real-time industrial protocols, without needing ASIC or FPGA. With a boosterpack form factor, the AMIC110 ICE can be used in conjunction with C2000 Launch pads for developing solutions for Connected Motor Drives, as well as Industrial Sensors and IOs in Factory Automation.

工业通信引擎AMIC110 ICE主要特性:

• AMIC110 is based on the Sitara ARM Cortex-A8 32-bit RISC processor at 300 MHz

• 512MB of DDR3

• 8MB of SPI Flash

• 32KB of I2C EEPROM

• Two 10/100 industrial Ethernet connectors with external magnetics

• RoHS compliant design

• 20-pin JTAG header to support all types of external emulators

• EMC compliant, industrial temperature dual-port EtherCAT slave with an SPI interface

• 5-V input supply, single-chip power management IC (TPS650250) to power the entire board

• AMIC110 can be configured to boot EtherCAT firmware from SPI Flash and also supports boot throughthe SPI host processor

• No DDR or other external RAM required when the EtherCAT slave stack runs on an external hostprocessor (such as the C2000™)

• Texas Instruments™ LaunchPad™ compatible BoosterPack™ format

• 3.3-V SPI interface to C2000 F28069M LaunchPad

工业通信引擎AMIC110 ICE特性应用:

• Industrial drivers

• Industrial sensors

• Factory automation and control

工业通信引擎AMIC110 ICE外形图(正面).png

图2.工业通信引擎AMIC110 ICE外形图(正面)

工业通信引擎AMIC110 ICE外形图(背面).png

图3.工业通信引擎AMIC110 ICE外形图(背面)

工业通信引擎AMIC110 ICE功能框图.png

图4.工业通信引擎AMIC110 ICE功能框图

工业通信引擎AMIC110 ICE电路图(1).png

图5.工业通信引擎AMIC110 ICE电路图(1)

工业通信引擎AMIC110 ICE电路图(2).png

图6.工业通信引擎AMIC110 ICE电路图(2)

工业通信引擎AMIC110 ICE电路图(3).png

图7.工业通信引擎AMIC110 ICE电路图(3)

工业通信引擎AMIC110 ICE电路图(4).png

图8.工业通信引擎AMIC110 ICE电路图(4)

工业通信引擎AMIC110 ICE电路图(5).png

图9.工业通信引擎AMIC110 ICE电路图(5)

工业通信引擎AMIC110 ICE电路图(6).png

图10.工业通信引擎AMIC110 ICE电路图(6)

工业通信引擎AMIC110 ICE电路图(7).png

图11.工业通信引擎AMIC110 ICE电路图(7)

工业通信引擎AMIC110 ICE电路图(8).png

图12.工业通信引擎AMIC110 ICE电路图(8)

工业通信引擎AMIC110 ICE电路图(9).png

图13.工业通信引擎AMIC110 ICE电路图(9)

工业通信引擎AMIC110 ICE材料清单:

工业通信引擎AMIC110 ICE材料清单.png

工业通信引擎AMIC110 ICE材料清单.png

工业通信引擎AMIC110 ICE材料清单.png

工业通信引擎AMIC110 ICE PCB元件布局图(顶层).png

图14.工业通信引擎AMIC110 ICE PCB元件布局图(顶层)

工业通信引擎AMIC110 ICE PCB元件布局图(底层).png

图15.工业通信引擎AMIC110 ICE PCB元件布局图(底层)

AMIC110 sprr277.pdf.pdf

AMIC110 spruie6.pdf.pdf

amic110.pdf.pdf

【相关信息】详解TI ARM架构Stellaris MCU和Sitara MPU

德州仪器(TI)公司推出30多款全新ARM器件。这是继TI收购ARM Cortex-M3厂商Luminary公司以后的在ARM架构处理器开发方面的一个大动作。

ARM处理器在嵌入式领域市场增长迅速,尤其在工业和医疗电子领域,年复合增长率分别达到27.8%和65.4%。实际上,TI是早在1993年就获得了首款ARM内核许可证,并与1995年推出首款单芯片DSP/ARM数字基带产品。其后,TI先后推出用于数字视频的ARM9的达芬奇处理器、车载应用的ARM Cortex-R4单片机TMS570系列和基于Cortex A8的高性能OMAP系列处理器。加上Luminary Cortex-M3的引入,TI现在提供从最低1美元起直到速度超过1GHz的多种ARM产品,基于ARM技术的产品出货量已经超过50亿颗。

现在,TI的嵌入式处理器产品更加丰富。数字信号处理器(DSP)是TI的绝对优势产品。李检说,TI致力于使DSP编程越来越容易,TI网站上提供许多开源代码供用户免费下载。然而,相对来说,更多的人对ARM比较熟悉。ARM公司今年来的推广普及工作效果显著,很多人更愿意采用ARM架构的处理器。此次TI公司推出的Cortex-M3 MCU和Cortex-A8 MPU就是为了顺应这种趋势。在MCU方面,TI的超低功耗MSP430系列已经非常成功,性能超过竞争的8位单片机,成本上也与8位机相当。TI原有的C2000系列的特点是实时处理能力超群,其模拟接口速度快、精密度高,在特定领域具有显著优势。这样,基于Cortex-M3的Stellaris系列MCU与TI原有的MSP430、C2000共同组成了TI丰富的MCU产品阵营。Cortex-M3 MCU的优势是通信接口完善(具备以太网PHY、USB等),以及内存速度快,在一个时钟周期内完成读写。

新的Sitara系列MPU是从TI原有的OMAP处理器基础上演变出来的产品,其中包括ARM9内核和Cortex-A8内核的产品,具有高性能、低功耗和低BOM等综合优势。Cortex-A8器件性能最高,甚至可以作为上网本处理器使用。在相同主频下,Cortex-A8的速度是ARM9的两倍。该系列支持实时操作系统,如Linux和Windows Embedded CE。另外,该系列MPU具有低功耗的特点,以不足1W的功耗实现1000 Dhrystone MIPS的性能。李检说,此次推出的两款AM35产品的功耗不到500mW。

Sitara系列非常适合工业和销售点应用。例如,智能电网要求处理器具备通信接口,现代机床要求的控制精度越来越高,因而处理器的主频必须要高。销售点终端的趋势是三维显示,以方便地查询商品的位置,所以对处理器的性能要求也更高。这些都是Sitara系列MPU能够胜任的。

软件方面,TI为Stellaris MCU和Sitara MPU提供免NRE、免专利费的支持。开发平台方面,TI提供官方开发板。用于Stellaris的评估套件介于49到109美元之间,用于Sitaris的评估板起价149美元。李检介绍说,国内有第三方提供的简化Stellaris套件低至25美元。



责任编辑:Davia

【免责声明】

1、本文内容、数据、图表等来源于网络引用或其他公开资料,版权归属原作者、原发表出处。若版权所有方对本文的引用持有异议,请联系拍明芯城(marketing(at)iczoom.com),本方将及时处理。

2、本文的引用仅供读者交流学习使用,不涉及商业目的。

3、本文内容仅代表作者观点,拍明芯城不对内容的准确性、可靠性或完整性提供明示或暗示的保证。读者阅读本文后做出的决定或行为,是基于自主意愿和独立判断做出的,请读者明确相关结果。

4、如需转载本方拥有版权的文章,请联系拍明芯城(marketing(at)iczoom.com)注明“转载原因”。未经允许私自转载拍明芯城将保留追究其法律责任的权利。

拍明芯城拥有对此声明的最终解释权。

标签: TI ARM MCU

相关资讯